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ABSTRACT
The switching operation based low dropout (LDO) regulator utilizing on-off control
is presented. It consists of simple circuit elements which are comparator, some logic
gates, switched capacitor and feedback circuit. In this study, we target the applica-
tion to the power supply circuit for the analog front end (AFE) of bio-medical system
(such as daily-used bio-monitoring devices) whose required maximum load current is
50 µA. In this paper, the design procedure of the proposed LDO has been clarified and
actual circuit design using the procedure has been done. The proposed LDO has been
evaluated by SPICE simulation using 1P 2M 0.6 µm CMOS process device parame-
ters. From simulation results, we could confirm that the low quiescent current of 1 µA
with the output ripple of 5 mVpp. The circuit area is 0.0173 mm2 in spite of using
0.6 µm design rules. The proposed circuit is suitable for adopting to the light load and
low frequency applications.
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1. INTRODUCTION
Recently expanding demands for bio-medical devices have driven extensive research on low-power
mixed-signal integrated circuit technologies [1-6]. The building blocks of the analog front-end (AFE) in the
bio-medical system-on-chip (SoC) like as instrumentation amplifier (IA), programmable gain amplifier (PGA),
low-pass filter (LPF) and analog-to-digital converter (ADC) require the power supply voltages suitable for
each, therefore the multiple low dropout (LDO) regulators are implemented as the post-regulators following
the dc-dc converters to achieve high-efficiency power management solution [5-6]. Although the conventional
analog-LDOs (ALDOs) have some advantages like as low-noise, high power supply rejection ratio (PSRR)
and high accuracy, they occupy the large circuit area due to power MOS transistor operated in saturation
region [7-9]. This causes the circuit area increase of the power management unit (PMU) in SoC, therefore
the importance of developing area-efficient LDO is growing up. On the other hand, the dynamic range and
frequency range of the bio-potential signals are limited such as µV to mV in the dynamic range and sub-1 Hz
to a few kHz in the frequency [10]. In the bio-medical signal processing, the on-chip or off-chip high-pass and
low-pass filters which have the very low cut-off frequency are often used to eliminate dc voltage (ac-coupling)
and unexpected high frequency noise [3]–[6],[10]. On the signal band design aspect, since AFE eliminates out-
of-band noise by own LPF, the power supply noise specification at high frequency can be alleviated. Therefore,
the switching power supply circuit like as digital-LDOs (DLDOs) can be applied to AFE of the bio-medical
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SoC. However, DLDO has a complicated system architecture and its circuit design becomes difficult.
As an ultra-low area LDO, the switching mode LDO utilizing the on-off hysteretic control have been
proposed in [15]. Although its maximum output current ability is small as 100 µA, its circuit design is very
simple by utilizing on-off hysteretic control, and the circuit area is very small as 0.001 mm2. Thus, this is
very effective method for area minimization. In the bio-medical application, since the amplifier and filter used
in AFE treat a small dynamic range and low frequency band, these circuits are often designed by using the
subthreshold region [4]. Therefore, large output current of LDO in this application is not required. However,
since its output ripple voltage is large as 47 mV and the ripple frequency (switching frequency) is low as a few
kHz, its output ripple may interfere with the signal band of the AFE of the bio-medical SoC. Furthermore, the
LDO proposed in [15] uses the Schmitt trigger inverter to define the magnitude of the output ripple, therefore
design for reducing output ripple is essentially difficult. Hence, [15] states that this topology is suitable only
for circuits with low sensitivity to supply voltage ripples such as digital circuits.
In order to enable the area-efficient switching mode LDO application to bio-medical AFE, in this pa-
per, we propose a method to control the ripple voltage and switching frequency with circuit delay. The proposed
circuit consists of comparator, logic circuit, switched capacitor and feedback circuit. From mathematical anal-
ysis of the switching operation, the design procedure of output ripple and switching cycle time of the proposed
regulator can be clarified. The ripple voltage and switching frequency are controlled by the response time of
the comparator which is tuned by adjusting the tail current of the comparator. From this feasibility study, we
confirmed the proposed circuit can be adopted to AFE of bio-medical system when the output ripple of the
proposed circuit is designed to eliminate properly by LPF in the AFE.
This paper consists of 5 chapters. Chapter 2 presents the basic topology and detail of the design
guideline derivation of the proposed topology. Chapter 3 presents the practical circuit design example. The
simulation results are shown in Chapter 4, followed by the conclusion in Chapter 5.
2. CONVENTIONAL SWITCHING MODE LDO
Figure 1 (a) and (b) respectively show the circuit schematic and the conceptual waveform of conven-
tional switching mode LDO which consists of Schmitt trigger comparator and pass switch [15]. Schmitt trigger
comparator consists of Schmitt trigger inverter and pre-amplifier. The on/off time of the pass switch depends on
the hysteresis voltage Vhys and delay time Tdelay of Schmitt trigger comparator, and the output voltage ripple
∆vout also depends on them. In general, the hysteresis voltage of Schmitt trigger inverter is large variation
because of it has high sensitivity with the process variation and mismatch of the transistor, and it is difficult
to design it smaller than a few tens of mV. Therefore, design for reducing output ripple of the conventional
switching mode LDO is essentially difficult.
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Figure 1. Conventional switching mode LDO. (a) Circuit schematic. (b) Conceptual waveform.
3. CONCEPT OF PROPOSED CIRCUIT AND DERIVATION OF DESIGN GUIDELINES
Figure 2 (a) shows the conceptual circuit model of the proposed circuit. The proposed circuit consists
of switched capacitor circuit, logic circuit, comparator and feedback circuit. The switched capacitor circuit as
the output stage consists of the PMOS switch with on resistanceRout and decoupling capacitor CL. VDD is the
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power supply voltage. The resistor Rload means the load resistor, and Iload is provided by the proposed circuit.
The logic circuit is simple logic gate like as the inverter and NAND gate, and are implemented for adjusting
size of the output PMOS switch. Its total propagation delay time is Tdelay. The feedback circuit senses the
output voltage vout(t), and it feedbacks βvout(t) to input. The feedback factor is β = Rfb1/(Rfb1 + Rfb2).
The comparator compares the voltage between the reference voltage Vref and βvout(t), and it controls the
on/off time of the switched capacitor circuit. The equivalent circuit of the comparator can be modeled by the
ideal quantizer and the amplifier which has the finite DC gain Av = gmR and time constant RC as shown in
top left of Figure 2 (a). Where ve(t) is the input voltage of the comparator, vamp(t) is the output voltage of
the amplification stage, vcomp(t) is the output voltage of the ideal quantizer, gm is the transconductance, R is
the equivalent output resistance of the transconductance amplifier, C is the parasitic capacitance which is total
capacitance of the output node of the transconductance amplifier. The average output voltage Vout in the steady
state is given as follows. This equation is identical to general LDO.
Vout =
Av
1 + βAv
Vref (1)
In the following subsections, the circuit operation in the steady state is analyzed in detail, and the
design guidelines of the circuit parameters with regards to the circuit specification are defined.
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Figure 2. Conceptual models of the proposed circuit. (a) Circuit model. (b) Typical waveforms in the steady
state under the condition of the duty ratio 50%. (c) Transient ramp response of the comparator.
3.1. Design Guideline of Output Switched Capacitor
Figure 2 (b) shows the typical waveforms of each node in the steady state. In the beginning, we analyze
the charge and discharge operation of the output switched capacitor circuit in the steady state. It clarifies the
design guideline of the output PMOS switch Rout when the design parameters Vout, VDD, Rload (Iload) are
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given as a specification. The charging time TON and the discharging time TOFF are automatically controlled
by the negative feedback. The switching cycle time Tcycle is given by TON + TOFF .
In the charging period (0 5 t < TON ), the PMOS switch turns on, and charge operation occurs by
RC step response. The behavior of vout(t) is presented by differential equation (2).
Rload
Rout +Rload
VDD = CLR
′
out
dvout(t)
dt
+ vout(t) (2)
where R′out = RoutRload/(Rout + Rload), and the current of the feedback circuit Ifb = Vref/Rfb1 is ne-
glected by setting R′out  Rfb1 + Rfb2. The solution of (2) is given as follows by first order approximation
of Maclaurin’s expansion and assuming as TON  CLR′out.
vout(t) =
Rload
Rout +Rload
VDD
{
1− e−
t
CLR
′
out
}
+ vout(t = 0)e
− t
CLR
′
out '
VDD−vout(t=0)
Rout
− vout(t=0)Rload
CL
t+ vout(t = 0) (3)
In the discharging period (TON 5 t < Tcycle), the PMOS switch turns off, and discharge operation oc-
curs. To easily calculation, we assume as t = TON → t′ = 0. The behavior of vout(t) and its solution are
given as (4) and (5) in the same way as before and assuming as TOFF  CLRload.
0 = CLRload
dvout(t
′)
dt′
+ vout(t
′) (4)
vout(t
′) = vout(t′ = 0)e
− t′CLRload ' −vout(t
′ = 0)
CLRload
t′ + vout(t′ = 0) (5)
Next, we discuss about the output ripple ∆vout, switching duty ratio and size of the output PMOS
switch. The first terms of (3) and (5) mean the slew rate of charge and discharge, respectively. Where we
assume approximately as vout(t = 0) ' vout(t′ = 0) ' Vout about these first terms, and we define as
Iout = (VDD − Vout)/Rout and Iload = Vout/Rload. Therefore, the behavior of vout(t) at one cycle operation
is summarized as (6).
vout(t) '

+
Iout − Iload
CL
t+ vout(0) = K1t+ vout(0) (0 5 t < TON )
−Iload
CL
(t− TON ) + vout(TON ) = K2(t− TON ) + vout(TON ) (TON 5 t < Tcycle)
(6)
where K1 = (Iout − Iload)/CL and K2 = −Iload/CL are the charge and discharge slew rate, respectively.
The output ripple voltage ∆vout of each cycle and the duty ratio D of the switching give following relations by
focusing transient swing of vout(t).
∆vout = K1TON = −K2(Tcycle − TON ) = −K2TOFF (7)
D =
TON
Tcycle
=
−K2
K1 −K2 =
Iload
Iout
=
Iload
VDD−Vout
Rout
(8)
From (7) and (8), following relations are given.{
TON = DTcycle
TOFF = (1−D)Tcycle
(9)
∆vout = K1DTcycle = −K2(1−D)Tcycle (10)
Equation (8) can be rewritten as (11).
Iout =
VDD − Vout
Rout
=
Iload
D
(11)
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The drain-source current of PMOS transistor in linear region is Ids = µCoxKp{(Vgs − Vth)Vds − V 2ds/2},
where µ is the carrier mobility, Cox is the gate-oxide capacitance, Kp is the aspect ratio (= W/L) of the output
PMOS switch. Vgs, Vds and Vth are the gate-source voltage, the drain-source voltage and the threshold voltage,
respectively. The current through the output PMOS switch is given as follows.
Iout = µCoxKp{(VDD − Vth)(VDD − Vout)− (VDD − Vout)
2
2
} (12)
From (11) and (12), Kp is given as follows.
Kp =
Iload−max
µCox{(VDD − Vth)(VDD − Vout)− (VDD−Vout)22 }D
(13)
where Iload−max is the required load current and VDD−Vout means the dropout voltage. The size of the output
PMOS switch can design based on (13).
3.2. Derivation of Relationship between Tcycle, ∆vout and Circuit Parameters by Theoretical Transient
Response Analysis
Next, the output voltage ripple ∆vout and the switching cycle Tcycle are analyzed in detail. Tcycle is
determined by the delay time of the control logic Tdelay and the response time of the comparator. The behavior
of the comparator can be represented by the ramp response as shown in Figure 2 (c), where Vth−comp is the
threshold voltage of the ideal quantizer, and v0 is the initial value of the input ramp waveform. When K is the
slew rate of the input ramp waveform, the input voltage of the comparator can be given by ve(t) = Kt+ v0. If
the initial value of vamp(t) is defined as vamp(t = 0), the differential equation and the solution of vamp(t) are
given as follows.
Av(Kt+ v0) = CR
dvamp(t)
dt
+ vamp(t) (14)
vamp(t) = AvK
{
t− CR(1− e− tCR )
}
+Avv0(1− e− tCR ) + vamp(t = 0)e− tCR (15)
By using (15), the behavior of vamp(t) at one cycle shown in Figure 2(b) can be analyzed in detail. To
easily calculation, we focus on the magnitude information, and define D = 50% and Vth−comp = 0. In this
condition, the output voltages at the inflection points can be expressed as vout(t = 0) = Vout −∆vout/2 and
vout(t = TON ) = Vout + ∆vout/2. T1 and T2 are the response time which vamp(t) reaches until Vth−comp in
on and off period, respectively. {
T1 = TON − Tdelay
T2 = TOFF − Tdelay
(16)
A) Charging period (0 5 t < TON )
In the charging period of (0 5 t < T1), the initial value of ve(t) is v1 = +β∆vout/2 in case of focusing on
the magnitude information, and the final value of vamp(t) is vamp(t = T1) = 0. Using these conditions and
Eq. (15), the following equation is given.
vamp(t = 0) = βAv
[
+
∆vout
2
(1− e+ T1CR ) +K1
{
CR− (CR− T1)e+
T1
CR
}]
(17)
In the period of (0 5 t < TON ), vamp(t = TON ) is given by using (15) and (17) as follows.
vamp(t = TON ) = βAv
[
+
∆vout
2
(1− e−
Tdelay
CR ) +K1
{
(CR− TON )− (CR− T1)e−
Tdelay
CR
}]
(18)
Int J Elec & Comp Eng, Vol. 9, No. 6, December 2019 : 5046 – 5059
Int J Elec & Comp Eng ISSN: 2088-8708 r 5051
B) Discharging period (TON 5 t < Tcycle) To easily calculation, we define t = TON → t′ = 0 and
t = Tcycle → t′ = TOFF . In the period of (0 5 t′ < T2), the initial value of ve(t′) is v2 = −β∆vout/2, and
the final value of vamp(t′) is vamp(t′ = T2) = 0. Using these condition and (15), the following equation is
given.
vamp(t
′ = 0) = βAv
[
−∆vout
2
(1− e+ T2CR ) +K2
{
CR− (CR− T2)e+
T2
CR
}]
(19)
In the period of (0 5 t′ < TOFF ), vamp(t′ = TOFF ) is given by using (15) and (19) as follows.
vamp(t
′ = TOFF ) = βAv
[
−∆vout
2
(1− e−
Tdelay
CR ) +K2
{
(CR− TOFF )− (CR− T2)e−
Tdelay
CR
}]
(20)
C) Derivation of Tcycle and ∆vout
As shown in Figure 2(b), since the initial and final values of vamp(t) in each period are equal, (21) and (22)
are given.
vamp(t = 0) = vamp(t
′ = TOFF ) (21)
vamp(t = TON ) = vamp(t
′ = 0) (22)
Equations (23) and (24) are derived from (17) to (22), respectively.
+
∆vout
2
(1− e+
TON−Tdelay
CR ) +K1
{
CR− (CR− TON + Tdelay)e+
TON−Tdelay
CR
}
= −∆vout
2
(1− e−
Tdelay
CR ) +K2
{
(CR− TOFF )− (CR− TOFF + Tdelay)e−
Tdelay
CR
}
(23)
−∆vout
2
(1− e+
TOFF−Tdelay
CR ) +K2
{
CR− (CR− TOFF + Tdelay)e+
TOFF−Tdelay
CR
}
= +
∆vout
2
(1− e−
Tdelay
CR ) +K1
{
(CR− TON )− (CR− TON + Tdelay)e−
Tdelay
CR
}
(24)
From (9) and (10), (23) and (24) are the function of Tcycle. Since these equations are transcendental, they
are difficult to solve algebraically. Therefore, we set Error1 and Error2 as the difference of both sides of
(23) and (24), and numerically solve Tcycle from condition that Error1 and Error2 become zero. Error1 and
Error2 are given as follows by using (23), (24), (9) and (10).
Error1 = +
K1DTcycle
2
(2− e+
DTcycle−Tdelay
CR − e−
Tdelay
CR ) +K1
{
CR− (CR−DTcycle + Tdelay)e+
DTcycle−Tdelay
CR
}
−K2
{
(CR− (1−D)Tcycle)− (CR− (1−D)Tcycle + Tdelay)e−
Tdelay
CR
}
= 0
(25)
Error2 =− K1DTcycle
2
(2− e+
(1−D)Tcycle−Tdelay
CR − e−
Tdelay
CR ) +K2
{
CR− (CR− (1−D)Tcycle + Tdelay)e+
(1−D)Tcycle−Tdelay
CR
}
−K1
{
(CR−DTcycle)− (CR−DTcycle + Tdelay)e−
Tdelay
CR
}
= 0
(26)
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Figure 3. Verification results of Tcycle and ∆vout (D = 50%). (a) famp dependence. (b) CL and Iload−max
dependence.
Table 1. Component parameters for equivalent model verification.
Component name (a) famp dependence (b) CL and Iload−max Unit
dependence
Iload−max 1 0.1, 1, 10, 100 mA
VDD 2 2 V
Vref 0.5 0.5 V
Av 1000 1000 -
β =
Rfb1
Rfb1+Rfb2
500 kohm
500 kohm+1300 kohm
500 kohm
500 kohm+1300 kohm
-
Vout 1.8 1.8 V
Rout 200 2000, 200, 20, 2 ohm
D 50 50 %
CL 0.1, 1, 10 0.0005, 0.001, 0.01, 0.1, 1, 10 µF
famp =
1
2piCR
@ 0.001, 0.01, 0.1, 1, 10, 100 1 MHz
Tdelay 1 1 nsec
Equations (25) and (26) are complicated, but they can be easily solved by using the spreadsheet
software. Here, (25) and (26) derive same solution Tcycle on the condition of D = 50%. The dependence
analysis of the various circuit parameters by using (25) and (10) are shown as follows. Figure 3 shows the
comparison between calculated and simulated (by using circuit model shown in Figure 2(a)) values of Tcycle
and ∆vout under the conditions shown in Table 1. Where famp = 1/(2piCR) is the cut-off frequency of the
amplification stage of the comparator. From Figure 3(a), we can confirm that Tcycle and ∆vout depend on
famp (also depend on Tdelay, but it isn’t shown), and ∆vout can reduce by adjusting larger famp and selecting
larger CL. famp can adjust by the bias current of the comparator, and Tdelay should be designed to minimize
the number of gate stages of the logic circuit. To minimize ∆vout, famp should be high (Tcycle should be
small), it causes increase of the bias current of the comparator and the switching current. Therefore, ∆vout has
trade-off with current consumption.
From Figure 3 (b), we can confirm that ∆vout depends on CL and Iload−max. We can find the dif-
ferences between calculation and simulation results when CL and Iload−max are small and large, respectively.
These differences are caused by the first order approximation as mentioned in derivation of (3) and (5). How-
ever, our design target is smaller range of Iload−max and ∆vout. Thus, we can estimate circuit characteristics
with good accuracy by using derived equations. Tcycle is not affected CL and Iload−max, and ∆vout strongly
depends on CL and Iload−max. In the practical design, CL and Iload−max are given by the target specification.
Therefore, we should design ∆vout by adjusting famp.
3.3. Current Consumption
The average current consumption of the proposed circuit is sum of three components which are the
static bias current of the comparator Icomp, the current of the feedback resistor Ifb and the average switching
current of the switching parts Isw.
IDD = Icomp + Ifb + Isw = Icomp +
Vref
Rfb1
+
∑
i
CiV
2
DD
Tcycle
(27)
where, Ci is the capacitance of each switching node in logic circuit and the gate capacitance of the output
PMOS switch.
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3.4. Design Guideline of the Proposed LDO
From previous discussion, we showed that the circuit characteristics of the proposed LDO can be
clarified by mathematical analysis. Therefore, we can define design guideline and estimate performance of the
proposed circuit. Firstly, the size of output PMOS switch is designed by using (13). Secondly, in order to
achieve the required ∆vout, the relationship between Tcycle, ∆vout and circuit parameters is estimated by (25)
or (26). Next, famp is estimated by the necessary response time of the comparator, which can be tuned by
adjusting the tail current of the comparator. The design flow is shown in Figure 4.
Define design requirement Given conditions from specification
- Range of power supply VDD
- Target output average voltage Vout
- Minimum dropout voltage  
- Maximum output current Iload-max
- Permitted output ripple vout at D=50%
- External decoupling capacitor CL
- Device parameters of fabricate process
Switched capacitor design Output PMOS design
- Estimate required Rout
- Define output PMOS size from Eq. (13)
Comparator design Comparator design
- Design Tdelay to minimum
- Estimate Tcycle from Eq. (25) or (26)
- Estimate required famp
- Select comparator topology
- Design comparator parameters (MOS size, Icomp) 
Bias, Loop gain design - Define Vref
- Define  and Rfb1, Rfb2
- Estimate current consumption IDD
Design verification
(Simulation)
Figure 4. Design flow of proposed LDO.
4. CIRCUIT IMPLEMENTATION
The complete schematic of the proposed regulator and evaluated test bench are shown in
Figure 5 (a). The circuit surrounded by blue dot line is proposed LDO. In this study, we implemented two
functions that two selectors for the output current ability (OUTSEL[1:0]) and power mode (PMSEL). The func-
tion tables for selectors are shown in bottom left of Figure 5 (a). The output current ability selector selects
the number of active PMOS switches (MP0 - MP3). This function can be used to change the output current
ability by selecting the number of parallel connection of PMOS switches. The implementation of the automatic
adjustment of this function is future work. The power mode selector is implemented to select low power mode
(PMSEL=(0)2) or low ripple mode (PMSEL=(1)2) depending on the required operation mode. In detail, it
adjusts the tail current of the comparator ITAILCOMP . If the required noise specification of the load circuit
of LDO is severely, then the operation mode will be set to the low ripple mode and LDO operates on smaller
output ripple. We consider the parasitic impedance (inductance LP and resistance RP ) model like as package
and socket surrounded by green dot line in Figure 5 (a) for estimating practical characteristics. The circuits
surrounded by red dot line is the bio-medical AFE which consists of IA and LPF to evaluate for influence of
LDO output ripple. IA architecture consists of Fully Balanced Differential Difference Amplifier (FBDDA) and
Differential Difference Amplifier (DDA) proposed in [3]. The LPF is 3rd-order gm-C LPF based on standard
PMOS differential amplifiers. The input signal VIN is sinusoidal wave which is magnitude of 10 µVpp and
frequency of 500 Hz. The external output capacitive load (10 pF) of AFE is equivalent input capacitance of
the oscilloscope. Figure 5 (b) shows the schematic of comparator. We selected PMOS input differential pair
and low input reference voltage Vref for lower supply voltage operation. The negative resistance circuit in the
comparator is implemented to enhance the transient response on reasonable lower bias current.
The feasibility design specifications and component parameters of LDO are listed in Table 2 and 3,
respectively. In this study, we use 1P 2M 0.6 µm CMOS process for evaluation of combination with our
existing AFE circuits [3]. The output PMOS switch is sized with a suitable margin for process, voltage, and
temperature (PVT) variations by using (13). The default value of OUTSEL[1:0] is (11)2 in this design. Rfb1
and Rfb2 are selected large value for reducing static current consumption. As mentioned previously, ∆vout
can be designed by adjusting famp, it means that the tail current of the comparator ITAILCOMP should be
selected by considering the device performance of MOS transistors. From the specification of test design, the
tail currents of low power and low ripple mode are respectively set 0.25 µA and 2.25 µA in order to consider
reasonable performance and power consumption. When the operation mode changed to low ripple mode, the
output ripple voltage reduced to about 1 mV instead of consuming large quiescent current. The layout diagram
is shown in Figure 5 (c). From this layout diagram, the circuit area is about 0.0173 mm2 in spite of using
0.6 µm design rules.
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Figure 5. Designed circuit, simulated test bench and layout. (a) Overview of circuit and test bench. (b)
Schematic of comparator. (c) Layout diagram of LDO.
Table 2. Design specifications of test design.
Circuit Item value
LDO CMOS Process 1P 2M 0.6 µm CMOS
Temperature range –20 to 95 ◦C
Power supply VDD 1.9 V - 2.2 V
Output voltage Vout 1.8 V
Minimum dropout voltage Vdomin 0.1 V
Maximum load current Iload−max 50 µA
External decoupling capacitor CL 0.1 µF
Permitted output ripple voltage ≤ 10 mV (Iload = 5 µA - 50 µA)
Permitted output ripple frequency  10 kHz (Iload = 5 µA - 50 µA)
AFE Power supply voltage 1.8 V
Power supply current 10 µA - 20 µA
Minimum input signal magnitude 10 µVpp
Input signal frequency range ≤ 1 kHz
Total gain 68 dB
LPF cutoff frequency 2 kHz
PSRR ≤ -60 dB (≥ 10 kHz)
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Table 3. Component parameters of LDO.
Component name Size / value Component name Size / value
MP0 −MP3 6 µm / 0.6 µm, m=1 Rfb1 1 Mohm
PMOS of inverters 2.4 µm / 0.6 µm, m=1 Rfb2 2.6 Mohm
NMOS of inverters 1.2 µm / 0.6 µm, m=1 CIN 0.1 µF
PMOS of NANDs 2.4 µm / 0.6 µm, m=1 CL 0.1 µF
NMOS of NANDs 2.4 µm / 0.6 µm, m=1 RL 10 mohm
MPM1 2.4 µm / 0.6 µm, m=2 LL 100 pH
MPM2 2.4 µm / 0.6 µm, m=2 or 18 RP 100 mohm
MPC1 −MPC4 2.4 µm / 0.6 µm, m=4 LP 2 nH
MPC5 −MPC6 2.4 µm / 0.6 µm, m=1 Vref 0.5 V
MNC1 −MNC4 1.2 µm / 0.6 µm, m=4 IBIASCOMP 250 nA
MNC5 −MNC6 1.2 µm / 0.6 µm, m=1
MNC7 −MNC8 1.2 µm / 0.6 µm, m=3
5. SIMULATION RESULTS
The proposed circuit has been evaluated by using SPICE simulator with 1P 2M 0.6 µm CMOS
process device parameters. The nominal conditions are VDD = 2.0 V , 27 ◦C and OUTSEL[1:0]=(11)2
and PMSEL=(0)2.
Figure 6 shows the typical waveforms when the load current is changed from 10 µA to 50 µA, and
the operation mode is also changed from low power mode to low ripple mode at 0.6 msec simultaneously. The
output waveform shows no ringing and overshoots other than the switching ripple. The offset voltage of Vout
between two modes is enough small as 3.5 mV. Figure 7 shows the load regulation and power supply voltage
dependence at nominal condition. From Figure 7 (a), the load regulation is less than 1 mV under the condition
that the range of Iload is 0 µA to 50 µA. The line regulation is about 10.3 mV/V (0.57 %/V) under the condition
that Iload is 50 µA and VDD is from 1.9 V to 2.2 V. The quiescent current IDD is about 1 µA from Figure 7
(b). We can also confirm that the maximum ∆vout and minimum Fcycle (=1/Tcycle) are 5.2 mV and 19 kHz,
respectively from Figures 7 (c) and (d). From Figure 7 (e), we could confirm that the duty ratio increases
with increasing of Iload. The current efficiency is also increase with increasing of Iload from Figure 7(f). The
PVT variations of fundamental performances are shown in Figures 8(a) to (f). The evaluated corner conditions
are TT (typical NMOS and PMOS), SS (slow NMOS and slow PMOS) and FF (fast NMOS and fast PMOS).
VDD and temperature ranges are from 1.9 V to 2.2 V and from –20 ◦C to 95 ◦C, respectively. This results
show reasonable performance with satisfying the design specification shown in Table 2. Figure 8 depicts PVT
variation of load regulation and supply voltage dependence.
Figure 6. Typical transient waveform.
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Figure 7. Load regulation and supply voltage dependence in typical condition.
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Figure 8. PVT variation of load regulation and supply voltage dependence.
The startup waveform with the PVT variations are shown in Figure 9 (a). The load condition is
Iload=50 µA (Rload=36kohm). From this result, we confirm that the proposed LDO operates properly with-
out ringing and over/undershoot. Figure 9 (b) shows the PSRR characteristics of LDO under the condi-
tion that VDD is 2.0 V and magnitude of power supply noise is 30 mVpp. The PSRR in low frequency is
about –40 dB. The peak PSRR in high frequency band depends on the output voltage ripple at the switching
frequency Fcycle. However, it does not matter because its high frequency noise will be attenuated by LPF of
AFE as described later.
Figure 10 shows the characteristic comparison of low power and low ripple mode. When the operation
mode is switched to low ripple mode, ∆vout is effectively reduced as shown in Figure 10 (a), whereas the
current efficiency is worse as depicted in Figure 10 (b). This phenomena has been clarified by mathematical
analysis in section 2 and we could confirm the trade off between ∆vout and IDD.
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Figure 11 shows the characteristics when the proposed LDO is applied to AFE. Figure 11 (a) shows
the transfer gain and PSRR of AFE. Since the transfer gain reaches lower than 0 dB at over 20 kHz and PSRR
is lower than –60 dB, the high frequency ripple noise of LDO will be expected to attenuate effectively. The
monitoring evaluation of AFE is simulated. Figure 11 (b) shows the FFT analysis of Vout, V AFEIN and
V AFEOUT shown in Figure 5 (a). We could confirm that the high frequency ripple of LDO does not affect
to performance of AFE.
(a) (b)
Figure 11. AFE characteristics applying the LDO as power supply. (a) Transfer gain and PSRR of AFE. (b)
FFT analysis result of AFE.
A detailed comparison of the proposed circuit with the regulators presented in the past is listed in
Table 4. Two kinds of design examples of the proposed LDO are shown. In order to compare with various prior
circuits under the same condition, we use two kinds of figure of merit (FoM).
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FoM1 = Area× ∆vout
CL
(28)
FoM2 = Area× ∆vout
CL
× IDD
Ilout−max
(29)
FoM1 is proposed in [15]. FoM2 is used to compare for considering the current efficiency aspect. Although
the appropriate application of the proposed LDO is low load current and low frequency circuit, FoMs of the
proposed LDO is enough reasonable. In addition, since the circuit and design procedure of the proposed LDO
is very simple, we can reuse the identical circuit topology to across multiple fabrication process.
Table 4. Comparison of LDO regulators.
Units [8] [9] [11] [12] [14] [15] This work
Technology µm 0.35 0.13 0.065 0.065 0.18 0.13 0.6
Control Analog Analog Digital Digital Analog assisted Digital On-off On-off
Clock frequency MHz - - 1 50 1 Self oscillation Self oscillation
Power supply voltage VDD V 1.05 to 3.5 1.9 to 3.6 0.5 to 1.2 0.6 to 1.1 1.2 1.9 to 3.3 1.9 to 2.2
Output average voltage Vout V 0.9 1.52 0.35 to 0.45 0.4 to 1.0 0.95 1.8 1.8
Temperature range ◦C N/A N/A N/A N/A N/A N/A –20 to 95
Output decoupling capacitor CL µF 1 0.003 0.1 0.001 0.01 0.2 0.1 1
Maximum output current Iout−max mA 50 0.08 0.2 100 11 0.1 0.05 1
Quiescent current IDD µA 4.04 to 164 0.65 2.7 60 14.2 to 242 0.98 to 12.5 0.90 to 1.14 0.96 to 1.35
Current efficiency % 99.67 99.2 98.7 99.9 93.3 to 99.6 N/A 97.7 99.9
Line Regulation mV/V 1.061 1.4 3.1 3 15 36 10.3 12
Load Regulation mV/mA 0.0614 0.01 0.65 0.06 0.63 50 11.1 1.11
Vout ripple voltage mV - 27 3 3 6 to 13 47 5.2 8.12
Area mm2 0.053 0.016 0.72 0.01 0.036 0.001225 0.0173 0.0200
FoM1 0.35 144.00 21.60 30.00 46.80 0.29 0.90 0.16
FoM2 1.147 1170.0 291.60 18.0 1029.60 35.98 21.55 0.22
6. CONCLUSION
In this paper, we have proposed the switching operation based LDO. Its design procedure has been
clarified by mathematical analysis. This proposed circuit has been designed and simulated using 1P 2M 0.6 µm
CMOS process device parameters. From the simulation results, we confirmed that the proposed circuit is suit-
able for light load current and low frequency signal application like as bio-medical AFE. The implementation
of the automatic output current ability control function using digitally control is future work.
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